LICENSE
MANIFEST.in
README.md
setup.py
pythondata_cpu_cv32e41p/__init__.py
pythondata_cpu_cv32e41p.egg-info/PKG-INFO
pythondata_cpu_cv32e41p.egg-info/SOURCES.txt
pythondata_cpu_cv32e41p.egg-info/dependency_links.txt
pythondata_cpu_cv32e41p.egg-info/not-zip-safe
pythondata_cpu_cv32e41p.egg-info/top_level.txt
pythondata_cpu_cv32e41p/system_verilog/.dir-locals.el
pythondata_cpu_cv32e41p/system_verilog/.gitignore
pythondata_cpu_cv32e41p/system_verilog/.gitlab-ci.yml
pythondata_cpu_cv32e41p/system_verilog/.travis.yml
pythondata_cpu_cv32e41p/system_verilog/Bender.yml
pythondata_cpu_cv32e41p/system_verilog/CONTRIBUTING.md
pythondata_cpu_cv32e41p/system_verilog/LICENSE
pythondata_cpu_cv32e41p/system_verilog/README.md
pythondata_cpu_cv32e41p/system_verilog/cv32e41p_manifest.flist
pythondata_cpu_cv32e41p/system_verilog/src_files.yml
pythondata_cpu_cv32e41p/system_verilog/.github/ISSUE_TEMPLATE/bug.md
pythondata_cpu_cv32e41p/system_verilog/.github/ISSUE_TEMPLATE/config.yml
pythondata_cpu_cv32e41p/system_verilog/.github/ISSUE_TEMPLATE/enhancement.md
pythondata_cpu_cv32e41p/system_verilog/.github/ISSUE_TEMPLATE/question.md
pythondata_cpu_cv32e41p/system_verilog/.github/ISSUE_TEMPLATE/task.md
pythondata_cpu_cv32e41p/system_verilog/bhv/cv32e41p_apu_tracer.sv
pythondata_cpu_cv32e41p/system_verilog/bhv/cv32e41p_core_log.sv
pythondata_cpu_cv32e41p/system_verilog/bhv/cv32e41p_instr_trace.svh
pythondata_cpu_cv32e41p/system_verilog/bhv/cv32e41p_sim_clock_gate.sv
pythondata_cpu_cv32e41p/system_verilog/bhv/cv32e41p_tracer.sv
pythondata_cpu_cv32e41p/system_verilog/bhv/cv32e41p_wrapper.sv
pythondata_cpu_cv32e41p/system_verilog/bhv/include/cv32e41p_tracer_pkg.sv
pythondata_cpu_cv32e41p/system_verilog/ci/Jenkinsfile
pythondata_cpu_cv32e41p/system_verilog/ci/build-riscv-gcc.sh
pythondata_cpu_cv32e41p/system_verilog/ci/download-pulp-gcc.sh
pythondata_cpu_cv32e41p/system_verilog/ci/get-openocd.sh
pythondata_cpu_cv32e41p/system_verilog/ci/install-verilator.sh
pythondata_cpu_cv32e41p/system_verilog/ci/make-tmp.sh
pythondata_cpu_cv32e41p/system_verilog/ci/openocd-to-junit.py
pythondata_cpu_cv32e41p/system_verilog/ci/run-openocd-compliance.sh
pythondata_cpu_cv32e41p/system_verilog/ci/rv32tests-to-junit.py
pythondata_cpu_cv32e41p/system_verilog/ci/veri-run-openocd-compliance.sh
pythondata_cpu_cv32e41p/system_verilog/constraints/cv32e41p_core.sdc
pythondata_cpu_cv32e41p/system_verilog/docs/.gitignore
pythondata_cpu_cv32e41p/system_verilog/docs/Makefile
pythondata_cpu_cv32e41p/system_verilog/docs/make.bat
pythondata_cpu_cv32e41p/system_verilog/docs/requirements.txt
pythondata_cpu_cv32e41p/system_verilog/docs/images/Back_to_Back_Memory_Transaction.png
pythondata_cpu_cv32e41p/system_verilog/docs/images/Basic_Memory_Transaction.png
pythondata_cpu_cv32e41p/system_verilog/docs/images/CV32E40P_Block_Diagram.png
pythondata_cpu_cv32e41p/system_verilog/docs/images/CV32E40P_Block_Diagram.svg
pythondata_cpu_cv32e41p/system_verilog/docs/images/CV32E40P_Pipeline.png
pythondata_cpu_cv32e41p/system_verilog/docs/images/Events_PCCR_PCMR_PCER.png
pythondata_cpu_cv32e41p/system_verilog/docs/images/Slow_Response_Memory_Transaction.png
pythondata_cpu_cv32e41p/system_verilog/docs/images/blockdiagram.svg
pythondata_cpu_cv32e41p/system_verilog/docs/images/debug_halted.svg
pythondata_cpu_cv32e41p/system_verilog/docs/images/debug_running.svg
pythondata_cpu_cv32e41p/system_verilog/docs/images/load_event.svg
pythondata_cpu_cv32e41p/system_verilog/docs/images/obi_data_back_to_back.svg
pythondata_cpu_cv32e41p/system_verilog/docs/images/obi_data_basic.svg
pythondata_cpu_cv32e41p/system_verilog/docs/images/obi_data_multiple_outstanding.svg
pythondata_cpu_cv32e41p/system_verilog/docs/images/obi_data_slow_response.svg
pythondata_cpu_cv32e41p/system_verilog/docs/images/obi_instruction_basic.svg
pythondata_cpu_cv32e41p/system_verilog/docs/images/obi_instruction_multiple_outstanding.svg
pythondata_cpu_cv32e41p/system_verilog/docs/images/openhw-circle.svg
pythondata_cpu_cv32e41p/system_verilog/docs/images/openhw-landscape.svg
pythondata_cpu_cv32e41p/system_verilog/docs/images/riscv_prefetch_buffer.png
pythondata_cpu_cv32e41p/system_verilog/docs/images/rtl_freeze_rules.png
pythondata_cpu_cv32e41p/system_verilog/docs/images/wfi.svg
pythondata_cpu_cv32e41p/system_verilog/docs/images/image_sources/Events_PCCR_PCMR_and_PCER.odg
pythondata_cpu_cv32e41p/system_verilog/docs/images/image_sources/debug_halted.tim
pythondata_cpu_cv32e41p/system_verilog/docs/images/image_sources/debug_running.tim
pythondata_cpu_cv32e41p/system_verilog/docs/images/image_sources/load_event.tim
pythondata_cpu_cv32e41p/system_verilog/docs/images/image_sources/obi_data_back_to_back.tim
pythondata_cpu_cv32e41p/system_verilog/docs/images/image_sources/obi_data_basic.tim
pythondata_cpu_cv32e41p/system_verilog/docs/images/image_sources/obi_data_multiple_outstanding.tim
pythondata_cpu_cv32e41p/system_verilog/docs/images/image_sources/obi_data_slow_response.tim
pythondata_cpu_cv32e41p/system_verilog/docs/images/image_sources/obi_instruction_basic.tim
pythondata_cpu_cv32e41p/system_verilog/docs/images/image_sources/obi_instruction_multiple_outstanding.tim
pythondata_cpu_cv32e41p/system_verilog/docs/images/image_sources/wfi.tim
pythondata_cpu_cv32e41p/system_verilog/docs/source/apu.rst
pythondata_cpu_cv32e41p/system_verilog/docs/source/conf.py
pythondata_cpu_cv32e41p/system_verilog/docs/source/control_status_registers.rst
pythondata_cpu_cv32e41p/system_verilog/docs/source/core_versions.rst
pythondata_cpu_cv32e41p/system_verilog/docs/source/corev_hw_loop.rst
pythondata_cpu_cv32e41p/system_verilog/docs/source/debug.rst
pythondata_cpu_cv32e41p/system_verilog/docs/source/exceptions_interrupts.rst
pythondata_cpu_cv32e41p/system_verilog/docs/source/fpu.rst
pythondata_cpu_cv32e41p/system_verilog/docs/source/getting_started.rst
pythondata_cpu_cv32e41p/system_verilog/docs/source/glossary.rst
pythondata_cpu_cv32e41p/system_verilog/docs/source/index.rst
pythondata_cpu_cv32e41p/system_verilog/docs/source/instruction_fetch.rst
pythondata_cpu_cv32e41p/system_verilog/docs/source/instruction_set_extensions.rst
pythondata_cpu_cv32e41p/system_verilog/docs/source/integration.rst
pythondata_cpu_cv32e41p/system_verilog/docs/source/intro.rst
pythondata_cpu_cv32e41p/system_verilog/docs/source/list.issue
pythondata_cpu_cv32e41p/system_verilog/docs/source/load_store_unit.rst
pythondata_cpu_cv32e41p/system_verilog/docs/source/perf_counters.rst
pythondata_cpu_cv32e41p/system_verilog/docs/source/pipeline.rst
pythondata_cpu_cv32e41p/system_verilog/docs/source/register_file.rst
pythondata_cpu_cv32e41p/system_verilog/docs/source/sleep.rst
pythondata_cpu_cv32e41p/system_verilog/docs/source/tracer.rst
pythondata_cpu_cv32e41p/system_verilog/example_tb/README.md
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/.clang-format
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/.gitignore
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/Makefile
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/README.md
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/amo_shim.sv
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/cv32e41p_fp_wrapper.sv
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/cv32e41p_random_interrupt_generator.sv
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/cv32e41p_tb_subsystem.sv
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/dp_ram.sv
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/mm_ram.sv
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/riscv_gnt_stall.sv
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/riscv_rvalid_stall.sv
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/software.tcl
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/tb_top.sv
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/vsim.tcl
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/waves.tcl
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/custom/crt0.S
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/custom/hello_world.c
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/custom/link.ld
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/custom/syscalls.c
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/custom/vectors.S
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/custom_fp/main.c
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/custom_fp/matmulNxN.c
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/firmware/stats.c
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/hwlp_test/hwlp.h
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/hwlp_test/hwlp_test.c
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/include/perturbation_pkg.sv
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/interrupt/interrupt.c
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/interrupt/isr.h
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/interrupt/matrix.h
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/interrupt/vectors.S
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/mem_stall/mem_stall.c
pythondata_cpu_cv32e41p/system_verilog/example_tb/core/mem_stall/mem_stall.h
pythondata_cpu_cv32e41p/system_verilog/example_tb/scripts/pulptrace
pythondata_cpu_cv32e41p/system_verilog/rtl/cv32e41p_aligner.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/cv32e41p_alu.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/cv32e41p_alu_div.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/cv32e41p_apu_disp.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/cv32e41p_controller.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/cv32e41p_core.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/cv32e41p_cs_registers.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/cv32e41p_ex_stage.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/cv32e41p_ff_one.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/cv32e41p_fifo.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/cv32e41p_hwloop_regs.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/cv32e41p_id_stage.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/cv32e41p_if_stage.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/cv32e41p_int_controller.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/cv32e41p_load_store_unit.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/cv32e41p_merged_decoder.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/cv32e41p_mult.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/cv32e41p_obi_interface.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/cv32e41p_popcnt.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/cv32e41p_prefetch_buffer.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/cv32e41p_prefetch_controller.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/cv32e41p_register_file_ff.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/cv32e41p_register_file_latch.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/cv32e41p_sleep_unit.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/include/cv32e41p_apu_core_pkg.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/include/cv32e41p_fpu_pkg.sv
pythondata_cpu_cv32e41p/system_verilog/rtl/include/cv32e41p_pkg.sv
pythondata_cpu_cv32e41p/system_verilog/scripts/cadence_conformal/README.md
pythondata_cpu_cv32e41p/system_verilog/scripts/cadence_conformal/cv32e41p_lec_cmp.csh
pythondata_cpu_cv32e41p/system_verilog/scripts/cadence_conformal/cv32e41p_lec_conformal.sh
pythondata_cpu_cv32e41p/system_verilog/sva/cv32e41p_prefetch_controller_sva.sv